 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| w w et RDS he / RBDS decoder aS / BU1924F / BU1924FS BU1924 at .D w Audio ICs 4U om .c BU1924 / BU1924F / BU1924FS The BU1924, BU1924F and BU1924FS are RDS / RBDS decoders that employ a digital PLL and have a built-in anti-aliasing filter and an eight-stage BPF (switched-capacitor filter). Linear CMOS circuitry is used for low power consumption. Applications RDS / RBDS compatible FM receivers for American and European markets, car stereos, high-fidelity stereo systems and components, and FM pagers. Features 1) Low current. 2) Two-stage anti-aliasing filter (LPF). 3) 57kHz band-pass filter. 4) DSB demodulation (digital PLL). 5) Quality indication output for demodulated data. Absolute maximum ratings (Ta = 25C) Parameter Power supply voltage Maximum input voltage Maximum output voltage Symbol VDD Limits VMax. IMax. Power dissipation Pd Operating temperature Storage temperature 1 Reduced by 10.0mW for each increase in Ta of 1C over 25C.(BU1924) 2 Reduced by 3.0mW for each increase in Ta of 1C over 25C.(BU1924F) 3 Reduced by 5.0mW for each increase in Ta of 1C over 25C.(BU1924FS) Recommended operating conditions (Ta = 25C) Parameter Power supply voltage Symbol VDD1 VDD2 Min. 2.7 2.7 Typ. - - Max. 5.5 5.5 Unit V V w w w Topr Tstg t a .D -0.3~+7.0 4.0 -0.3~VDD+0.3 S a e h V V U t4 e VDD1 VDD2 All input pins - - - .c m o Unit Conditions mA All output pins 3002(BU1924F) -40~+85 10001(BU1924) mW C C 5003(BU1924FS) -55~+125 w w w .D a aS t ee h 4U t 1/5 om .c BU1924 / BU1924F / BU1924FS Audio ICs Block diagram 560p CMP (7) (8) VSS3 MUX 270p (4) 100k 120k 100k 8th Switched capacitor filter comparator Vref (3) anti-aliasing filter (16) RCLK 2.2F VDD1 (5) Analog Power supply 1 (1) QUAL VSS1 (6) 1 VDD2 (12) Digital Power supply (11) PLL 57kHZ RDS PLL 1187.5Hz Bi-phase decoder Differential decoder (2) RDATA 2 VSS2 Reference clock (13) XI 4.332MHZ (14) XO (10) Measurement circuit (9) T2 T1 33pF 33pF 3 3 1 : VDD1 and VDD2 are separated within the IC. 2 : Have VDD2 (digital power supply) of a sufficiently low impedance. 3 : Match the capacitor constants with the crystal manufacturer. RCLK (N.C.) VDD2 XO VSS2 T1 XI 16 15 14 13 12 11 10 1 2 3 4 5 6 7 8 VDD1 VSS1 RDATA Vref QUAL MUX VSS3 CMP T2 9 2/5 BU1924 / BU1924F / BU1924FS Audio ICs Pin descriptions Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Symbol QUAL RDATA Vref MUX VDD1 VSS1 VSS3 CMP T2 T1 VSS2 VDD2 XI XO (N.C.) RCLK Crystal oscillator - Demodulator clock Digital power supply 2.7V to 5.5V Connects to 4.332MHz oscillator (refer to input/output circuits) - 1187.5Hz clock (refer to the timing diagram) Test input Open or connected to ground Type B - Comparator input C-junction (refer to input/output circuits ) Type D Analog power supply 2.7V to 5.5V - Pin name Functions Input/Output type Type C Type C Type E Type F Demodulator quality Good data : High, bad data : Low Demodulator data Reference voltage Input Refer to output data timing 1/2 VDD1 (refer to input/output circuits) Composite signal input (refer to input/output circuits) Type A - Type C Input / Output circuits Type A 10M Type B Type C Type D Type E Type F VREF 3/5 BU1924 / BU1924F / BU1924FS Audio ICs Electrical characteristics (unless otherwise noted, Ta = 25C, VDD1 = VDD2 = 5.0V, VSS1 =VSS2 = VSS3 = 0.0V) Parameter Operating current Reference voltage Input current 1 Output current 1 Input current 2 Output current 2 Output high level voltage 1 Output low level voltage 1 Filter block Center frequency Gain Attenuation 1 Attenuation 2 Attenuation 3 S / N ratio Demodulator RDS detector sensitivity RDS input level Data rate Clock transient vs. data Not designed for radiation resistance. Symbol IDD Vref IIN1 IOUT1 IIN2 IOUT2 VOH1 VOL1 Min. - - - - - - VDD2 -1.0 - Typ. 6.5 1/2VDD1 - - 0.5 0.5 VDD2 -0.3 0.2 Max. 10.0 - 1.0 1.0 - - - 1.0 Unit mA V A A A A V V IDD1+IDD2 Pin 3 MUX MUX XI XI Conditions VIN=VDD1 VIN=VSS1 XI=VDD2 XI=VSS2 IO=-1.0mA IO=1.0mA RCLK RDATA QUAL RCLK RDATA QUAL FC GA ATT1 ATT2 ATT3 SN 56.5 20 18 65 35 - - 1.0 - - 57.0 23 22 80 50 35 57.5 26 - - - - kHz dB dB dB dB dB F=57.0kHz 57kHz4kHz 38kHz 67kHz 57kHz VIN=3.0mVrms SRDS VRDS DRATE CT 0.5 - 1187.5 4.3 1.0 300 - - mVrms mVrms Hz s Output data timing RCLK RDATA T1 T1=T2=4.3S T5 T1 T3 T3=T4=421S T4 T5=T6=416.7S T2 T6 T2 The clock (RCLK) frequency is 1187.5Hz. Depending on the state of the internal PLL clock, the data (RDATA) is replaced in synchronous with either the rising or falling or falling edge of the clock. To read the data, you may choose either the rising or falling edge of the clock as the reference. The data is valid for 416.7s. after the reference clock edge. QUAL pin operation : Indicates the quality of the demodulated data. (1) Good data : HI (2) Poor data : LO 4/5 BU1924 / BU1924F / BU1924FS Audio ICs Electrical characteristic curves 30 20 10 FILTER GAIN : G (dB) 0 -10 -20 -30 -40 -50 -60 -70 10 20 30 40 50 60 70 80 90 100 FREQUENCY : f (kHz) Fig.1 Band-pass filter characteristics External dimensions (Units : mm) BU1924 BU1924F 19.40.3 16 9 6.50.3 10.00.2 16 6.20.3 4.40.2 9 1 0.51Min. 3.20.2 4.250.3 8 7.62 0.30.1 0.11 2.54 0.50.1 0 15 1.50.1 1 8 1.27 0.40.1 0.3Min. 0.15 DIP16 BU1924FS SOP16 6.60.2 16 6.20.3 4.40.2 9 0.3Min. 1 1.50.1 8 0.150.1 0.11 0.1 0.8 0.360.1 SSOP-A16 0.150.1 5/5 |
Price & Availability of BU1924FS
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |